trupti shah
Verilog Part 1 for FPGA on Xilinx
6:50
trupti shah
Fpga part 4
1:19
trupti shah
fpga part 3
4:28
trupti shah
fpga part 2
10:05
trupti shah
Verilog Part 1 Xilinx for FPGA Half Adder
6:50
trupti shah
yantrika vieo
0:51
trupti shah
Summer Internship activity 2025, Texas Instruments Innovation Lab, VCET
1:06
trupti shah
Internship Tasks by students of Texas Instruments Innovation Lab VCET Pro
2:16
trupti shah
Texas Summer Internship 2025
0:52
trupti shah
Procedure to execute verilog code on Xilinx ISE
9:04
trupti shah
IIR Butterworth Filter Design using Bilinear Transformation Method 19 July 2024
15:47
trupti shah
FIR FILTER DESIGN 20 July 2024
14:07
trupti shah
IIR FILTER REALIZATION IN CASCADE AND PARALLEL FORM 28 July 2024
5:05
trupti shah
4 Point DIT FFT 28 July 2024
3:40
trupti shah
4 Point DIF FFT 28 July 2024
3:16
trupti shah
4 Point DFT of discrete signal
6:53
trupti shah
DSP Processor for linear convolution using CCS
16:49
trupti shah
ADC on for Tiva C on code Composer
10:02
trupti shah
LED blinking using code composer for TIVA C
12:13
trupti shah
TASMLAB
11:15
trupti shah
7 SEGMENT INTERFACING WITH 8051
12:09
trupti shah
LCD interfacing with 8051
9:46
trupti shah
snake and ladder puzzle
4:49