CPUSim test condition SZE SZA SPA SNA JMPN JMPZ
anuja soni
CPUSim test condition SZE SZA SPA SNA JMPN JMPZ
41:03
ADD AND STA LDA ISZ BUN BSA CLA CMA CME SPA SNA SZA INSTRUCTIONS
anuja soni
ADD AND STA LDA ISZ BUN BSA CLA CMA CME SPA SNA SZA INSTRUCTIONS
1:22:37
Instruction cycle Timing signals diagram register reference instructions
anuja soni
Instruction cycle Timing signals diagram register reference instructions
1:32:22
memory reference and register reference instructions
anuja soni
memory reference and register reference instructions
1:26:26
Register Transfer statements common bus system numerical questions CSA
anuja soni
Register Transfer statements common bus system numerical questions CSA
1:22:47
CPUSIM logical operations AND OR XOR
anuja soni
CPUSIM logical operations AND OR XOR
23:04
Subtract Multiply Divide Fetch Stop Halt bit
anuja soni
Subtract Multiply Divide Fetch Stop Halt bit
38:13
CPUSIM read and add instruction
anuja soni
CPUSIM read and add instruction
1:37:06
CPU Simulator Fetch Sequence Read Stop
anuja soni
CPU Simulator Fetch Sequence Read Stop
1:21:21
K map Doubts and chapter 5 Instructions
anuja soni
K map Doubts and chapter 5 Instructions
1:40:43
Introduction to CPUSim
anuja soni
Introduction to CPUSim
1:00:12
Memory Reference Register Reference Instructions Micro Instructions Numerical Questions ADD AND ISZ
anuja soni
Memory Reference Register Reference Instructions Micro Instructions Numerical Questions ADD AND ISZ
1:30:23
Chapter 4 Explanation Practical implementation of selective set selective clear and selective comple
anuja soni
Chapter 4 Explanation Practical implementation of selective set selective clear and selective comple
18:54
Chapter 4 Binary adder subtractor Arithmatic and logic operations selective set selective complement
anuja soni
Chapter 4 Binary adder subtractor Arithmatic and logic operations selective set selective complement
13:44
Chapter 4 Binary Adder circuit Binary Adder Subtractor Binary Incrementer
anuja soni
Chapter 4 Binary Adder circuit Binary Adder Subtractor Binary Incrementer
11:13
Chapter 4 Register Transfer Statements control functions block diagram timing diagram
anuja soni
Chapter 4 Register Transfer Statements control functions block diagram timing diagram
42:02
Doubt class Floating point representation
anuja soni
Doubt class Floating point representation
17:39
Addressing Modes Three address two address one address zero address instructions control word
anuja soni
Addressing Modes Three address two address one address zero address instructions control word
1:19:08
Pipelining Parallel Processing Space Time Diagram Speed up factor
anuja soni
Pipelining Parallel Processing Space Time Diagram Speed up factor
40:31
Doubt Class Decoder Multiplexer questions address lines input output lines
anuja soni
Doubt Class Decoder Multiplexer questions address lines input output lines
51:13
CPUSim-Program number 11 and 12
anuja soni
CPUSim-Program number 11 and 12
37:44
Decoder and Multiplexer
anuja soni
Decoder and Multiplexer
39:49
Conversion from Decimal to any other number system
anuja soni
Conversion from Decimal to any other number system
14:28
Subtraction of numbers overflow, detection of overflow
anuja soni
Subtraction of numbers overflow, detection of overflow
55:52
Simulation of Direct address and Indirect Address memory reference instructions CPUSIM
anuja soni
Simulation of Direct address and Indirect Address memory reference instructions CPUSIM
1:28:06
Number Systems Complements Subtraction of unsigned numbers ways of representing signed numbers
anuja soni
Number Systems Complements Subtraction of unsigned numbers ways of representing signed numbers
1:20:07
Implementaion of Memory Reference Instruction using CPUSim STA, Subtract, AND, ISZ, BUN
anuja soni
Implementaion of Memory Reference Instruction using CPUSim STA, Subtract, AND, ISZ, BUN
1:21:47
Number Systems Conversion from any number system with radix R to decimal
anuja soni
Number Systems Conversion from any number system with radix R to decimal
26:10
Memory Reference Instructions CPUSIM Practical List
anuja soni
Memory Reference Instructions CPUSIM Practical List
1:35:59
Control Unit Instructions memory reference instructions instruction cycle timing signals Fetch an in
anuja soni
Control Unit Instructions memory reference instructions instruction cycle timing signals Fetch an in
1:00:44
Doubt Class Common bus system Basic Computer Organization
anuja soni
Doubt Class Common bus system Basic Computer Organization
55:41
Instruction code, Instruction format, Direct address instruction, Indirect address instruction
anuja soni
Instruction code, Instruction format, Direct address instruction, Indirect address instruction
1:02:33
Common bus System-CPU
anuja soni
Common bus System-CPU
29:12
CPUSIM-simulation of addition of two numbers
anuja soni
CPUSIM-simulation of addition of two numbers
1:06:17
Introduction to CPUSIM Simulation of machine instructions and micro instructions
anuja soni
Introduction to CPUSIM Simulation of machine instructions and micro instructions
2:06:49
Doubt Class Boolean Algebra, K map, Combinational Circuit-Half adder, Full Adder, Flip Flops
anuja soni
Doubt Class Boolean Algebra, K map, Combinational Circuit-Half adder, Full Adder, Flip Flops
1:48:54
flip flops clock excitation tables sequential circuit
anuja soni
flip flops clock excitation tables sequential circuit
1:16:40
Fundamental concepts CPUSim, Instruction Codes, Instruction format, Direct Address, Indirect Address
anuja soni
Fundamental concepts CPUSim, Instruction Codes, Instruction format, Direct Address, Indirect Address
1:13:49
doubt class K Map, Combinational circuits Half Adder, Full Adder
anuja soni
doubt class K Map, Combinational circuits Half Adder, Full Adder
1:48:32
K Map
anuja soni
K Map
1:30:11
Boolean Algebra
anuja soni
Boolean Algebra
1:26:27
Input Output Organization
anuja soni
Input Output Organization
34:21
Types of Computer organisation
anuja soni
Types of Computer organisation
32:35
Instruction cycle
anuja soni
Instruction cycle
21:01
Doubt class: Computer instructions
anuja soni
Doubt class: Computer instructions
54:14
Memory Reference Instructions Part-II
anuja soni
Memory Reference Instructions Part-II
35:51
Computer instructions - memory reference instructions
anuja soni
Computer instructions - memory reference instructions
19:31
Addressing modes
anuja soni
Addressing modes
36:29