Paul K
The Most Common Circuit Model for IC Pins — Explained
5:35
Paul K
Square Wave Generation Using a Relaxation Oscillator
5:56
Paul K
This Simple Circuit Doubles Voltage (Dickson Charge Pump)
6:31
Paul K
How to Double a Voltage Using Capacitors (Switched-Capacitor Circuit)
6:25
Paul K
Implementing CIC Filters in Vivado for Software-Defined Radio Applications
7:11
Paul K
Just Because It Sells on Etsy Doesn’t Mean You Should Make It
4:29
Paul K
Simple Table Saw Sled Build (16” x 16”) | Accurate & Safer Cuts
11:46
Paul K
You Control Less Than You Think—Except This
4:44
Paul K
Low-Leverage Work Disguised as a Side Hustle
4:39
Paul K
How I Lost 30 Pounds in 4 Months on the Mayo Clinic Diet
3:41
Paul K
How FPGA Decimation FIR Filters Work in Software-Defined Radio Systems
20:45
Paul K
How to Build a Wooden Planter
13:22
Paul K
This “Junk” Cabinet Had $50 Worth of Lumber Inside!
5:02
Paul K
Hexagonal Planter Design Tutorial | Fusion 360
18:50
Paul K
Implementing Mixers in FPGAs: A Software-Defined Radio Essential
21:05
Paul K
How to Make Giant Wooden Dice | A Fun Woodworking Project From Reclaimed Wood
41:50
Paul K
How to determine How fast your FPGA is
29:58
Paul K
Avoiding Glitches in Xilinx FPGA Designs — Clocks, Data, and Resets Explained
5:19
Paul K
ISERDESE3 Xilinx Deserializer – UltraScale & UltraScale+ SERDES Block Explained
17:13
Paul K
Clock Generation in FPGAs Part 1: Good and Bad Clock Divider Design
6:46
Paul K
How Vivado Detects Unsafe Clock Domain Crossings — Live Demo
12:43
Paul K
How I Lost 19 Pounds in 8 Weeks on the Mayo Clinic Diet | Dr. Paul Kerstetter
2:51
Paul K
🔧 Bit Alignment & Bit Slipping in FPGAs Explained | ISERDESE2 Tutorial (Xilinx Series 7)
13:56
Paul K
Using ISERDESE2 (Serdes) in Xilinx FPGA's with Vivado
19:43
Paul K
The Mayo Clinic Diet : Week 5
3:23
Paul K
The Mayo Clinic Diet: Week 1
4:58
Paul K
FPGA Timing Closure with Clock Wizard in Vivado– Practical Example on ZCU104
16:05
Paul K
FIR Filters on FPGAs: Timing Closure with VHDL & Verilog
15:36
Paul K
Understanding Reset Strategies in FPGA Design | VHDL & Verilog Examples
6:45
Paul K
Rainbow Trout Fishing in Curt Gowdy State Park | Kayak Adventure
16:47
Paul K
Life as an Engineer with a Ph.D. — Was It Worth It?
6:36
Paul K
Life as an Engineer at Work – What It’s Really Like
4:29
Paul K
Day 3 of My Chevy Tahoe Camper Conversion Adventure!
3:14
Paul K
Old Faithful Eruption & Scenic Hike | Chevy Tahoe Camper Conversion Adventure
8:50
Paul K
What No One Tells You About Self-Publishing on Amazon KDP
5:10
Paul K
My First Month on KDP: What I Learned (Publishing a Book for FREE)
5:22
Paul K
Camping Off-Grid in Yellowstone | Chevy Tahoe Camper Conversion Adventure
7:53
Paul K
Exploring Wyoming in My Chevy Tahoe Conversion | Thermopolis Hot Springs Adventure
9:11
Paul K
From Thermopolis to Yellowstone in My Chevy Tahoe Camper Conversion
7:02
Paul K
Spending My First Night in a Chevy Tahoe Conversion | Thermopolis, WY
3:05
Paul K
Understanding SWOT Analysis: A Simple Breakdown with Real Company Examples
3:27
Paul K
Fishing Adventure at Curt Gowdy State Park, Wyoming
21:03
Paul K
Relaxing Kayaking at Samson Island | Satellite Beach, Florida
43:19
Paul K
The Worst GDP Drop in U.S. History — Explained!
5:11
Paul K
Mastering the Market: How I Made $40,000 in 6 Months
6:05
Paul K
The Power of Letting Go (And Why It’s Smarter Than You Think)
4:02
Paul K
The Secret to Setting Goals You’ll Actually Enjoy
5:49
Paul K
Why Smaller Goals Might Be the Key to Bigger Success
2:44